{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T23:10:07Z","timestamp":1751670607633,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368567","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:25:11Z","timestamp":1527805511000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Reconfigurable electrostatically doped 2.5-gate planar field-effect transistors for dopant-free CMOS"],"prefix":"10.1109","author":[{"given":"Tillmann","family":"Krauss","sequence":"first","affiliation":[]},{"given":"Frank","family":"Wessely","sequence":"additional","affiliation":[]},{"given":"Udo","family":"Schwalke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2363386"},{"key":"ref11","first-page":"3074","volume":"12","author":"mongillo","year":"2012","journal-title":"Multifunctional devices and logic gates with undoped silicon nanowires"},{"key":"ref12","first-page":"2519","volume":"5","author":"sang-mo","year":"2005","journal-title":"Enhanced channel modulation in dual-gated silicon nanowire transistors"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1021\/nn900284b","article-title":"Top-gated silicon nanowire transistors in a single fabrication step","volume":"3","author":"alan","year":"2009","journal-title":"ACS Nano"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.08.004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2328351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.201307247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SBMicro.2017.8112987"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2726899"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.11.011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2290555"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"338","DOI":"10.23919\/DATE.2017.7927013","article-title":"Exploiting transistor-level reconfiguration to optimize combinational circuits","author":"raitza","year":"2017","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SSD.2016.7473724"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1149\/07513.0057ecst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2010.5487572"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2712761"},{"key":"ref9","first-page":"119","volume":"12","author":"heinzig","year":"2012","journal-title":"Reconfigurable silicon nanowire transistors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2706265"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368567.pdf?arnumber=8368567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T22:36:45Z","timestamp":1751668605000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368567","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}