{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:52Z","timestamp":1730215312538,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368576","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:25:11Z","timestamp":1527805511000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation of a median threshold based EEPROM-PUF concept implemented in a high temperature SOI CMOS technology"],"prefix":"10.1109","author":[{"given":"Benjamin","family":"Willsch","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]},{"given":"Marius","family":"te Heesen","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]},{"given":"Julia","family":"Hauser","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]},{"given":"Stefan","family":"Dreiner","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]},{"given":"Holger","family":"Kappert","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]},{"given":"Holger","family":"Vogt","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microelectronic Circuits and Systems (IMS), 47057 Duisburg, Germany"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref3","first-page":"63","article-title":"Fpga intrinsic pufs and their use for ip protection","volume":"4727","author":"guajardo","year":"2007","journal-title":"CHES"},{"key":"ref10","first-page":"384","volume":"14","author":"kim","year":"2015","journal-title":"Investigation of Physically Unclonable Functions Using Flash Memory for Integrated Circuit Authentication &#x201D; IEEE Transactions on Nanotechnology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2012.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001345"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-23318-5_24"},{"key":"ref2","first-page":"1126","volume":"102","author":"herder","year":"2014","journal-title":"Physical Unclonable Functions and Applications A Tutorial &#x201D; Proceedings of the IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495549"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04474-8_22"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina, Italy","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design &amp; Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368576.pdf?arnumber=8368576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T02:45:50Z","timestamp":1623206750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368576","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}