{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:53Z","timestamp":1730215313513,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368584","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:25:11Z","timestamp":1527791111000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["A 1Kx32 bit WDSRAM page with rapid write access"],"prefix":"10.1109","author":[{"given":"Theodoros","family":"Simopoulos","sequence":"first","affiliation":[]},{"given":"Themistoklis","family":"Haniotakis","sequence":"additional","affiliation":[]},{"given":"George Ph.","family":"Alexiou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"138","DOI":"10.25103\/jestr.094.21","article-title":"CeidMem: A compact Static Memory Library","volume":"9","author":"simopoulos","year":"2016","journal-title":"Journal of Engineering Science and Technology Review"},{"key":"ref3","article-title":"Implementation of a 256×8 Sector Size SRAM grid with memory write speedup on CeidMem library","author":"simopoulos","year":"2016","journal-title":"IEEE International Conference on Modern Circuits and Systems Technologies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2645791.2645826"},{"journal-title":"Documentation Available Online at","article-title":"UMC 65 nm technology process","year":"0","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2016.05.018"},{"journal-title":"Memory compiler architecture","article-title":"Faraday Technologies","year":"0","key":"ref1"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368584.pdf?arnumber=8368584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:40:40Z","timestamp":1643154040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368584","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}