{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:21:54Z","timestamp":1730215314354,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/dtis.2018.8368585","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:25:11Z","timestamp":1527791111000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Optimum polymorphic circuits synthesis method"],"prefix":"10.1109","author":[{"given":"Petr","family":"Fiser","sequence":"first","affiliation":[]},{"given":"Vaclav","family":"Simek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/JPROC.2015.2460377"},{"year":"2012","author":"mishchenko","journal-title":"ABC A System for Sequential Synthesis and Verification","key":"ref32"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/54.867894"},{"key":"ref30","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"yang","year":"1991","journal-title":"MCNC Technical Report Tech Rep"},{"key":"ref35","first-page":"89","article-title":"On XAIG Rewriting","author":"halecek","year":"2017","journal-title":"Proc Int Workshop Logic Synthesis (IWLS)"},{"key":"ref34","first-page":"532","article-title":"DAG-aware AIG rewriting: a fresh look at combinational logic synthesis","author":"brayton","year":"2006","journal-title":"43rd ACM\/IEEE Design Automation Conference"},{"key":"ref10","first-page":"338","author":"garey","year":"1990","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1016\/S0166-218X(01)00341-9"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TC.1978.1675141"},{"year":"1996","author":"hachtel","journal-title":"Logic Synthesis and Verification Algorithms","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1006\/jcss.2001.1775"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TC.1972.5009010"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.1976.1674714"},{"key":"ref17","article-title":"A branch-and-bound algorithm for optimal AND-OR networks (The algorithm description)","author":"nakagawa","year":"1971","journal-title":"Dep Comput Sci Univ of Illinois Urbana Rep UIUCDCS-R-71-462"},{"year":"2009","author":"ernst","journal-title":"Optimal combinational multi-level logic synthesis","key":"ref18"},{"key":"ref19","article-title":"Exact circuit synthesis","author":"drechsler","year":"1998","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.3233\/SAT190014"},{"key":"ref4","article-title":"On Polymorphic Circuits and Their Design using Evolutionary Algorithms","author":"stoica","year":"2002","journal-title":"Proc IASTED Int Conf Applied Informatics"},{"key":"ref27","first-page":"333","article-title":"An extensible SAT-solver","author":"een","year":"2004","journal-title":"Lecture Notes in Computer Science 2919-Theory and Applications of Satisability Testing"},{"key":"ref3","article-title":"EHW Approach to Temperature Compensation of Electronics","author":"stoica","year":"2004","journal-title":"NASA Tech Briefs NPO-21146"},{"key":"ref6","article-title":"Polymorphic Electronic Circuits","author":"stoica","year":"2004","journal-title":"NASA Tech Briefs Pasadena California Inst of Tech"},{"year":"2017","author":"fiser","journal-title":"MinCirc Optimum Circuits Generator","key":"ref29"},{"key":"ref5","first-page":"18","article-title":"Multifunctional logic gate controlled by temperature","author":"stoica","year":"2005","journal-title":"NASA Tech Briefs Pasadena California Inst of Tech"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.4236\/jcc.2016.415015"},{"key":"ref7","first-page":"607","article-title":"On Evolutionary Synthesis of Compact Polymorphic Combinational Circuits","volume":"17","author":"gajda","year":"2011","journal-title":"Journal of Multiple-Valued Logic and Soft Computing"},{"key":"ref2","article-title":"Polymorphic electronics - A novel type of circuits with multiple functionality","volume":"10106","author":"stoica","year":"2000","journal-title":"NASA New Technology Report NPO-21213"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/UKSim.2015.82"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1038\/nature13570","article-title":"Limits on fundamenta1 1imits to computation","volume":"512","author":"markov","year":"2014","journal-title":"Nature"},{"key":"ref20","first-page":"32","article-title":"Finding efficient circuits using SAT-solvers","author":"kojevnikov","year":"2009","journal-title":"Int'l Conf on Theory and Applications of Satisfiability Testing"},{"key":"ref22","first-page":"1842","volume":"36","author":"soeken","year":"2017","journal-title":"Exact Synthesis of Majority-Inverter Graphs and Its Applications” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/DSD.2017.74"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ICCAD.2004.1382541"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1007\/3-540-46419-0_28"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/DDECS.2017.7934583"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/1146909.1147048"}],"event":{"name":"2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2018,4,9]]},"location":"Taormina","end":{"date-parts":[[2018,4,12]]}},"container-title":["2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8362838\/8368541\/08368585.pdf?arnumber=8368585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:55:00Z","timestamp":1643154900000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8368585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/dtis.2018.8368585","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}