{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:49:17Z","timestamp":1767422957379,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/dtis.2019.8735057","type":"proceedings-article","created":{"date-parts":[[2019,6,13]],"date-time":"2019-06-13T22:34:52Z","timestamp":1560465292000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["An Augmented OxRAM Synapse for Spiking Neural Network (SNN) Circuits"],"prefix":"10.1109","author":[{"given":"H.","family":"Aziza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Bazzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Postel-Pellerin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Canet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Harb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2703985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1207\/s15516709cog0901_5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICDAR.2003.1227801"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2016.7483892"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2018.02.005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.25046\/aj030102"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/30\/7\/075002","article-title":"Switching characteristics of W\/Zr\/HfO2\/TiN ReRAM devices for multi-level cell non-volatile memory applications","author":"chen","year":"2015","journal-title":"Semiconductor Science and Technology"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296793"},{"key":"ref4","first-page":"463","article-title":"The architecture of mind neurocomputers","author":"gamrat","year":"1991","journal-title":"MicroNeuro Int Conf on Microelectronics for Neural Networks"},{"key":"ref3","first-page":"722","article-title":"Memristor for computing: Myth or reality?","author":"hamdioui","year":"2017","journal-title":"Proc Design Automation & Test Europe Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038588"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.18-24-10464.1998"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00186"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850647"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894339"},{"key":"ref1","first-page":"305","volume":"23","author":"linn","year":"2012","journal-title":"logic operations in passive crossbar arrays alongside memory operations Nanotechnology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"}],"event":{"name":"2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","start":{"date-parts":[[2019,4,16]]},"location":"Mykonos, Greece","end":{"date-parts":[[2019,4,18]]}},"container-title":["2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8732928\/8734906\/08735057.pdf?arnumber=8735057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:22:42Z","timestamp":1657855362000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8735057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dtis.2019.8735057","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}