{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,23]],"date-time":"2025-07-23T13:03:56Z","timestamp":1753275836674},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T00:00:00Z","timestamp":1624838400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,28]]},"DOI":"10.1109\/dtis53253.2021.9505085","type":"proceedings-article","created":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T18:06:49Z","timestamp":1628532409000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Simulation of state of the art EEPROM programming window closure during endurance degradation"],"prefix":"10.1109","author":[{"given":"Franck","family":"Matteo","sequence":"first","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Simola","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franck","family":"Melul","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karine","family":"Coulie","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy","family":"Postel-Pellerin","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnaud","family":"Regnier","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Rousset,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2019","key":"ref10","article-title":"Sentaurus™ Device User Guide, Version Q-2019.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.365364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(95)00214-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2006.378870"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.371489"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9317(93)90158-2"},{"journal-title":"Nonvolatile Semiconductor Memory Technology","year":"1998","author":"brewer","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2613138"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/55.144968"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.366539"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.310123"},{"year":"0","key":"ref8"},{"key":"ref7","article-title":"Simulation of the programming efficiency and the energy consumption of Flash memories during endurance degradation","author":"postel-pellerin","year":"2016","journal-title":"Microelectronics Reliability"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1980.1156030"},{"key":"ref1","article-title":"Electrically programmable and erasable MOS floating gate memory device employing tunneling and method of fabricating same","author":"frohman-bentchkowsky","year":"1978","journal-title":"United States Patent"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.1657043"}],"event":{"name":"2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","start":{"date-parts":[[2021,6,28]]},"location":"Montpellier, France","end":{"date-parts":[[2021,6,30]]}},"container-title":["2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9505031\/9505022\/09505085.pdf?arnumber=9505085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:50:38Z","timestamp":1659469838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9505085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,28]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dtis53253.2021.9505085","relation":{},"subject":[],"published":{"date-parts":[[2021,6,28]]}}}