{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T15:52:01Z","timestamp":1782402721053,"version":"3.54.5"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,1]]},"DOI":"10.1109\/dttis59576.2023.10348200","type":"proceedings-article","created":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T19:22:52Z","timestamp":1702581772000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Cortex-M0+-based Pacemaker: CMOS Technologies Benchmark to Achieve Ultra-Low Power Operations"],"prefix":"10.1109","author":[{"given":"Wafa","family":"Zitouni","sequence":"first","affiliation":[{"name":"Aix-Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R\u00e9my","family":"Vauche","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ, Univ Toulon, CNRS, IM2NP,Marseille,France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laila","family":"Ayache","sequence":"additional","affiliation":[{"name":"Cairdac,Antony,France,92160"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alaa","family":"Makdissi","sequence":"additional","affiliation":[{"name":"Cairdac,Antony,France,92160"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.3.8.49-57"},{"key":"ref2","volume-title":"The Definitive Guide to ARM Cortex-M0 and Cortex-M0+ Processors","author":"Yiu","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1177\/1045389x17708344"},{"key":"ref5","article-title":"Characterizing Tomorrow\u2019s Medical Devices","author":"Green","year":"2014"},{"key":"ref6","volume-title":"ARM Cortex-M0+ IP (s.d)"},{"key":"ref7","article-title":"Digital Design Flow Techniques and Circuit Design for Thin-Film Transistors","volume-title":"Master\u2019s thesis, LUND University","author":"Balaji","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2821167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333483"}],"event":{"name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","location":"Gammarth, Tunisia","start":{"date-parts":[[2023,11,1]]},"end":{"date-parts":[[2023,11,4]]}},"container-title":["2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347563\/10348175\/10348200.pdf?arnumber=10348200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,10]],"date-time":"2025-02-10T18:28:02Z","timestamp":1739212082000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10348200\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dttis59576.2023.10348200","relation":{},"subject":[],"published":{"date-parts":[[2023,11,1]]}}}