{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:23:08Z","timestamp":1776442988310,"version":"3.51.2"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,1]]},"DOI":"10.1109\/dttis59576.2023.10348250","type":"proceedings-article","created":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T19:22:52Z","timestamp":1702581772000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Design techniques for reference clock jitter optimization for high speed PHYs"],"prefix":"10.1109","author":[{"given":"Rohini","family":"Krishnan","sequence":"first","affiliation":[{"name":"Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India"}]},{"given":"Tejas P","family":"Potphode","sequence":"additional","affiliation":[{"name":"Intel Technology India Pvt. Ltd,Networking Group,Bangalore,India"}]},{"given":"Ashish","family":"Sharma","sequence":"additional","affiliation":[{"name":"Intel Technology India Pvt. Ltd,Power Solutions Group,Bangalore,India"}]},{"given":"Haijin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Intel Corporation,Power Solutions Group,Shanghai,China"}]},{"given":"Herry","family":"Hu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Power Solutions Group,Shanghai,China"}]},{"given":"David R","family":"Mulvihill","sequence":"additional","affiliation":[{"name":"Intel Corporation,IP Design Group,Fort Collins,Colorado,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387157"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2004.1320398"},{"key":"ref3","article-title":"Modeling and Correlation of Supply Noise for a 3.2GHz Bidirectional Differential Memory Bus","author":"Schmitt","year":"2005","journal-title":"DesignCon"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2009.5118137"},{"key":"ref5","article-title":"Prediction and Measurement of Supply Noise Induced Jitter in High-Speed I\/O Interfaces","author":"Lan","year":"2009","journal-title":"DesignCon"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842853"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469416"},{"key":"ref8","article-title":"Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR","volume-title":"Analog Devices white paper, Michael Azarian"},{"key":"ref9","article-title":"PCIE clock source selection","volume-title":"Silicon Labs white paper"},{"key":"ref10","volume-title":"Wikipedia article on current mode logic"},{"key":"ref11","volume-title":"Skyworks webinar \u201c Clock Jitter Demystified and Jitter Requirements for 56\/112 SerDes \u201d"}],"event":{"name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","location":"Gammarth, Tunisia","start":{"date-parts":[[2023,11,1]]},"end":{"date-parts":[[2023,11,4]]}},"container-title":["2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347563\/10348175\/10348250.pdf?arnumber=10348250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,20]],"date-time":"2023-12-20T00:42:38Z","timestamp":1703032958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10348250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dttis59576.2023.10348250","relation":{},"subject":[],"published":{"date-parts":[[2023,11,1]]}}}