{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:28:09Z","timestamp":1725694089499},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T00:00:00Z","timestamp":1698796800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,11,1]]},"DOI":"10.1109\/dttis59576.2023.10348379","type":"proceedings-article","created":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T19:22:52Z","timestamp":1702581772000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Multi-objective Optimisation of RISC-V CV32A6 for ML application"],"prefix":"10.1109","author":[{"given":"Bastien","family":"Hubert","sequence":"first","affiliation":[{"name":"ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Hammami","sequence":"additional","affiliation":[{"name":"ENSTA Paris,Computer Science and Systems Engineering Laboratory (U2IS),Palaiseau,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Unsupervised Learning","author":"Franchi","key":"ref2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"article-title":"CVA6\u2019s Data cache: Structure and Behavior","year":"2022","author":"Martinoli","key":"ref8"},{"year":"2022","key":"ref9","article-title":"OVP guide to using processor podels - model specific information for OpenHWGroup CV32A6"}],"event":{"name":"2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","start":{"date-parts":[[2023,11,1]]},"location":"Gammarth, Tunisia","end":{"date-parts":[[2023,11,4]]}},"container-title":["2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10347563\/10348175\/10348379.pdf?arnumber=10348379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,19]],"date-time":"2023-12-19T22:57:29Z","timestamp":1703026649000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10348379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,1]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/dttis59576.2023.10348379","relation":{},"subject":[],"published":{"date-parts":[[2023,11,1]]}}}