{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,15]],"date-time":"2024-12-15T05:05:24Z","timestamp":1734239124155,"version":"3.30.2"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,14]]},"DOI":"10.1109\/dttis62212.2024.10780062","type":"proceedings-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T18:49:01Z","timestamp":1734115741000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Machine Learning-based feasibility estimation of digital blocks in BCD technology"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Daghero","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering,Turin,Italy,10129"}]},{"given":"Gabriele","family":"Faraone","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Analog, Power & Discrete MEMS and Sensor R&D Group,Italy,20864"}]},{"given":"Michelangelo","family":"Grosso","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Analog, Power & Discrete MEMS and Sensor R&D Group,Turin,Italy,10129"}]},{"given":"Daniele Jahier","family":"Pagliari","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering,Turin,Italy,10129"}]},{"given":"Nicola","family":"Di Carolo","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Analog, Power & Discrete MEMS and Sensor R&D Group,Italy,20864"}]},{"given":"Giovanna Antonella","family":"Franchino","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Analog, Power & Discrete MEMS and Sensor R&D Group,Italy,20864"}]},{"given":"Dario","family":"Licastro","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Analog, Power & Discrete MEMS and Sensor R&D Group,Turin,Italy,10129"}]},{"given":"Eugenio","family":"Serianni","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering,Turin,Italy,10129"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717781"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3323471","article-title":"ALIGN: Open-Source Analog Layout Automation from the Ground Up","volume-title":"IEEE Design Automation Conference","author":"Kunal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"Micheli","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424251"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900080"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546515"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586130"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.21821"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998400"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106678"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00076"},{"article-title":"Area Estimation Framework for Digital Hardware Design using Machine Learning","volume-title":"IEEE MBMV 2020 \u2013 Methods and Description Languages for Modeling and Verification of Circuits and Systems\", GMM\/ITG\/GI-Workshop","author":"Froemmer","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2016.7835438"},{"key":"ref20","article-title":"Data mining with decision trees: theory and applications","volume":"81","author":"Maimon","year":"2014","journal-title":"World scientific"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-006-6226-1"},{"issue":"3","key":"ref22","first-page":"27:1","article-title":"LIBSVM, A library for support vector machines","volume":"2","author":"Chang","year":"2011","journal-title":"ACM Transaction on Intelligent Systems and Technology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.1406.3269"}],"event":{"name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","start":{"date-parts":[[2024,10,14]]},"location":"Aix-EN-PROVENCE, France","end":{"date-parts":[[2024,10,16]]}},"container-title":["2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10779589\/10779988\/10780062.pdf?arnumber=10780062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T06:48:21Z","timestamp":1734158901000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10780062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,14]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dttis62212.2024.10780062","relation":{},"subject":[],"published":{"date-parts":[[2024,10,14]]}}}