{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:17Z","timestamp":1775067737752,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,14]]},"DOI":"10.1109\/dttis62212.2024.10780141","type":"proceedings-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T18:49:01Z","timestamp":1734115741000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Producing a Bidirectional ATPG Compliant Verilog-HDL Memory Model of SRAM"],"prefix":"10.1109","author":[{"given":"D.","family":"Ronga","sequence":"first","affiliation":[{"name":"LIRMM-University of Montpellier\/CNRS,Montpellier,France"}]},{"given":"X.","family":"Xhafa","sequence":"additional","affiliation":[{"name":"LIRMM-University of Montpellier\/CNRS,Montpellier,France"}]},{"given":"E.","family":"Faehn","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[{"name":"LIRMM-University of Montpellier\/CNRS,Montpellier,France"}]},{"given":"T.","family":"Vayssade","sequence":"additional","affiliation":[{"name":"LIRMM-University of Montpellier\/CNRS,Montpellier,France"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[{"name":"LIRMM-University of Montpellier\/CNRS,Montpellier,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2004.24"},{"key":"ref2","volume-title":"Testing semiconductor memories: theory and practice","author":"Van de Goor","year":"1991"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0938-1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614566"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614635"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233046"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174118"},{"key":"ref12","article-title":"Esp user manual","year":"2021"},{"key":"ref13","first-page":"1","article-title":"Ieee standard for systemverilog\u2013unified hardware design, specification, and verification language","year":"2024","journal-title":"IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)"}],"event":{"name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","location":"Aix-EN-PROVENCE, France","start":{"date-parts":[[2024,10,14]]},"end":{"date-parts":[[2024,10,16]]}},"container-title":["2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10779589\/10779988\/10780141.pdf?arnumber=10780141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T06:48:05Z","timestamp":1734158885000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10780141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,14]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dttis62212.2024.10780141","relation":{},"subject":[],"published":{"date-parts":[[2024,10,14]]}}}