{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:18:36Z","timestamp":1768339116385,"version":"3.49.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T00:00:00Z","timestamp":1728864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,14]]},"DOI":"10.1109\/dttis62212.2024.10780257","type":"proceedings-article","created":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T18:49:01Z","timestamp":1734115741000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Optimization of digital transistors for low-cost and low-power IoT applications in 40nm technology"],"prefix":"10.1109","author":[{"given":"Noemie","family":"Couzi","sequence":"first","affiliation":[{"name":"Aix-Marseille Univ, IM2NP, CNRS ZI de Peynier,STMicroelectronics Rousset,Rousset,France,13790"}]},{"given":"Jeremy","family":"Postel-Pellerin","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ, IM2NP, CNRS,Marseille Cedex 20,France,13451"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ, IM2NP, CNRS,Marseille Cedex 20,France,13451"}]},{"given":"Alexandre","family":"Malherbe","sequence":"additional","affiliation":[{"name":"ZI de Peynier,STMicroelectronics Rousset,Rousset,France,13790"}]},{"given":"Abderrezak","family":"Marzaki","sequence":"additional","affiliation":[{"name":"ZI de Peynier,STMicroelectronics Rousset,Rousset,France,13790"}]},{"given":"Stephan","family":"Niel","sequence":"additional","affiliation":[{"name":"STMicroelectronics Crolles,Crolles,France,38920"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333500"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cps.2016.0020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063067"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2906942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC46164.2021.9630154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3038115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CAPS52117.2021.9730489"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2057520"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673258"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165591"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON47517.2019.8992929"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824791"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009161"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2887-3"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379722"},{"key":"ref18","first-page":"266","article-title":"The threshold voltage of MOSFET and its influence on digital circuits","volume-title":"WSEAS International Conference on Applied Computer and Applied Computational Science","author":"Zabeli"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPCC53510.2021.9609444"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050826"}],"event":{"name":"2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)","location":"Aix-EN-PROVENCE, France","start":{"date-parts":[[2024,10,14]]},"end":{"date-parts":[[2024,10,16]]}},"container-title":["2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10779589\/10779988\/10780257.pdf?arnumber=10780257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T06:47:55Z","timestamp":1734158875000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10780257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,14]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dttis62212.2024.10780257","relation":{},"subject":[],"published":{"date-parts":[[2024,10,14]]}}}