{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:17:56Z","timestamp":1730215076179,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/ecai.2015.7301150","type":"proceedings-article","created":{"date-parts":[[2015,10,26]],"date-time":"2015-10-26T22:15:02Z","timestamp":1445897702000},"page":"E-39-E-46","source":"Crossref","is-referenced-by-count":0,"title":["FPGA autonomous logic analyzer using innovative BERC filter optimization"],"prefix":"10.1109","author":[{"given":"Aleodor Daniel","family":"Ioan","sequence":"first","affiliation":[]},{"given":"Mihael Cristian","family":"Ignat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"User Guide UG130 (vl 2) Xilinx Inc 2008uceuu","article-title":"Spartan-3 FPGA Starter Kit Board","year":"0","key":"ref10"},{"journal-title":"User Guide UG230 (v1 2) Xilinx Inc","article-title":"Spartan-3E FPGA Starter Kit Board","year":"2011","key":"ref11"},{"journal-title":"Data Sheet 5989-5062EN Agilent Technologies","article-title":"Agilent 16800 Series Portable Logic Analyzers","year":"2006","key":"ref12"},{"journal-title":"National Instruments","article-title":"Digital Waveform Generators\/Analyzers Data Sheet DS-14l","year":"2010","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.77"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEEEGCC.2013.6705738"},{"key":"ref4","first-page":"43","article-title":"Algorithmic Solution for Design and Optimization of Multi-Phase Pulse Generators","volume":"3","author":"ioan","year":"2011","journal-title":"Bulletin of the Iasi Polytechnic Institute Automatic Control and Computer Science Section no LVII"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISEEE.2010.5628542"},{"volume":"1","journal-title":"Cyclone III Device Handbook CIII5Vl (v4 2)","year":"2012","key":"ref6"},{"journal-title":"Spartan-3 FPGA Family Data Sheet DS-099 (v3 l) Xilinx Inc","year":"2013","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IUCE.2009.12"},{"journal-title":"Core Reference CR-0118 (v2 203) Altium Ltd","article-title":"FPGA Generic Library Guide","year":"2005","key":"ref7"},{"article-title":"FPGA Prototyping by Verilog Examples, Xilinx Spartan-3 Version","year":"2008","author":"chu","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/b117975"},{"journal-title":"monitor timing standard (v1 0 rll) Video Electronics Standards Association","article-title":"VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT)","year":"2007","key":"ref9"}],"event":{"name":"2015 7th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","start":{"date-parts":[[2015,6,25]]},"location":"Bucharest, Romania","end":{"date-parts":[[2015,6,27]]}},"container-title":["2015 7th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7297040\/7301133\/07301150.pdf?arnumber=7301150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:59:19Z","timestamp":1490410759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7301150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ecai.2015.7301150","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}