{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T17:01:02Z","timestamp":1763830862948,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/ecai.2017.8166425","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:31:59Z","timestamp":1512671519000},"page":"1-5","source":"Crossref","is-referenced-by-count":11,"title":["A new low-power full-adder cell for low voltage using CNTFETs"],"prefix":"10.1109","author":[{"given":"K. S.","family":"Jitendra","sequence":"first","affiliation":[]},{"given":"Avireni","family":"Srinivasulu","sequence":"additional","affiliation":[]},{"given":"Brahmadeo Prasad","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2002","author":"rabaey","key":"ref11"},{"journal-title":"CMOS Digital Integrated Circuits-Analysis and Design","year":"2003","author":"kang","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.02.001"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1038\/29954","article-title":"Room-temperature transistor based on a single carbon nanotube","volume":"393","author":"cees","year":"1998","journal-title":"Nature"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.122477"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2016.7732365"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1134\/S1063739711010057"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICEETS.2016.7583835"},{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1988","author":"weste","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/JSSC.1987.1052767","article-title":"A comparison of CMOS circuit techniques: Differential cascode voltage switches logic versus conventional logic","volume":"22","author":"chu","year":"1987","journal-title":"IEEE Journal Solid State Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEOT.2016.7755523"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","article-title":"Low power CMOS digital design","volume":"27","author":"chandrakasan","year":"1992","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010170"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/92.386232","article-title":"Low power design techniques for high performance CMOS adders","volume":"3","author":"ko","year":"1995","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref9","first-page":"317","article-title":"A novel hybrid pass logic with static CMOS output drive full-adder cell","author":"zhang","year":"2003","journal-title":"Proc IEEE Int Symp Circuit and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001367"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122310"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MicroCom.2016.7522561"},{"key":"ref21","first-page":"1279","article-title":"Modified level restorers using current sink and current source inverter structures for BBL-PT full adder","volume":"21","author":"venkata rao","year":"2012","journal-title":"Radioengineering"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2540071"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2015.7322707"},{"key":"ref26","first-page":"1","article-title":"A 4-bit CMOS full adder of 1-bit hybrid 13T adder with a new SUM circuit","author":"jie lee","year":"2016","journal-title":"Proc of IEEE Student Conference on Research and Development (SCOReD)"},{"key":"ref25","article-title":"Carbon Nano Tube Field Effect Transistor based BBL-PTL full adders with level restorer structures","author":"srilatha","year":"2017","journal-title":"Int Journal of Nanoelectronics and Materials (IJNeaM) Article in press"}],"event":{"name":"2017 9th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","start":{"date-parts":[[2017,6,29]]},"location":"Targoviste","end":{"date-parts":[[2017,7,1]]}},"container-title":["2017 9th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8119309\/8166382\/08166425.pdf?arnumber=8166425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T13:39:27Z","timestamp":1570455567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8166425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ecai.2017.8166425","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}