{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T05:03:08Z","timestamp":1784955788309,"version":"3.55.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/ecai69016.2026.11613780","type":"proceedings-article","created":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T19:07:50Z","timestamp":1784920070000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Design and System Level Validation of a Truth Table Synthesized 18 Transistor Full Adder for Binary Accumulation Application"],"prefix":"10.1109","author":[{"given":"Yatham","family":"Srinivas","sequence":"first","affiliation":[{"name":"Mohan Babu University","place":["Tirupati, A.P, India"],"department":["Dept. of ECE"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Orus","family":"Lalitha","sequence":"additional","affiliation":[{"name":"Mohan Babu University","place":["Tirupati, A.P, India"],"department":["Dept. of ECE"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avireni","family":"Srinivasulu","sequence":"additional","affiliation":[{"name":"Mohan Babu University","place":["Tirupati, A.P, India"],"department":["Dept. of ECE"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bhargav","family":"Appasani","sequence":"additional","affiliation":[{"name":"Kalinga Institute of Industrial Technology (Deemed to be University)","place":["Bhubaneswar, India"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristian","family":"Ravariu","sequence":"additional","affiliation":[{"name":"University Polytechnica of Bucharest","place":["Bucharest, Romania"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3324834"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3151916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"issue":"4","key":"ref5","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TVLSI.2009.2037637","article-title":"Energy-delay tradeoff analysis of full adder cell design in nanometer CMOS","volume":"18","author":"Wang","year":"2010","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ecai65401.2025.11095608"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ecai65401.2025.11095520"},{"key":"ref8","first-page":"489","article-title":"Low-power CMOS full adder cells: An overview","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Bayoumi"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ae61743.2024.10710233"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ecai61503.2024.10607520"},{"issue":"3","key":"ref11","first-page":"316","article-title":"Robust low-power full adder cells in nanometer CMOS","volume":"12","author":"Goel","year":"2004","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808446"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"issue":"7","key":"ref14","first-page":"1160","article-title":"High-performance and low-power full adder cells","volume":"35","author":"Markovi\u0107","year":"2000","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref16","first-page":"4107","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or \u22121","author":"Courbariaux","year":"2016","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1504\/IJCAET.2014.065419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.818349"},{"issue":"187","key":"ref20","first-page":"1","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2018","journal-title":"Journal of Machine Learning Research"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-021-01161-4"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC65240.2025.00012"},{"key":"ref23","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2003"}],"event":{"name":"2026 18th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)","location":"Bucharest, Romania","start":{"date-parts":[[2026,7,2]]},"end":{"date-parts":[[2026,7,3]]}},"container-title":["2026 18th International Conference on Electronics, Computers and Artificial Intelligence (ECAI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11613560\/11613162\/11613780.pdf?arnumber=11613780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T04:41:42Z","timestamp":1784954502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11613780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ecai69016.2026.11613780","relation":{},"subject":[],"published":{"date-parts":[[2026,7]]}}}