{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:17:20Z","timestamp":1729617440308,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1522932","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T11:51:59Z","timestamp":1160567519000},"page":"149-152","source":"Crossref","is-referenced-by-count":2,"title":["Robustness improvement in binary cellular non-linear network architectures"],"prefix":"10.1109","volume":"1","author":[{"given":"V.","family":"Brea","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Laiho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Paasio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465488"},{"journal-title":"Analog VLSI Integration of Massive Parallel Processing Systems","year":"1997","author":"ringet","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-007X(199901\/02)27:1<87::AID-CTA42>3.0.CO;2-V"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465492"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.827625"},{"key":"2","doi-asserted-by":"crossref","first-page":"851","DOI":"10.1109\/TCSI.2004.827621","article-title":"ACE16k: The third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs","volume":"51","author":"rodri?guez-va?zquez","year":"2004","journal-title":"IEEE Transactions on Circuits and Systems-I"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511754494"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5267-3"},{"journal-title":"International Technology Roadmap for Semiconductors 2003 Edition","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"5","first-page":"129","article-title":"VLSI implementation of a binary CNN: First measurement results","author":"flak","year":"0","journal-title":"Proc IEEE Int Workshop on Cellular Neural Networks and Their Applications CNNA 00"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/81.915384"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465956"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951456"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32578\/01522932.pdf?arnumber=1522932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T06:08:18Z","timestamp":1497679698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1522932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1522932","relation":{},"subject":[]}}