{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:18:24Z","timestamp":1729646304748,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1522942","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T15:51:59Z","timestamp":1160581919000},"page":"189-192","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid genetic algorithm engine for high-speed floorplanning"],"prefix":"10.1109","volume":"1","author":[{"given":"M.","family":"Yoshikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Terai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/FPGA.1995.241945","article-title":"hga: a hardware-based genetic algorithm","author":"scott","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1699114"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1090.001.0001","author":"holland","year":"1992","journal-title":"Adaptation in Natural and Artificial Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"6","first-page":"19","article-title":"Generation gaps revisited","author":"jong","year":"1992","journal-title":"Foundations of Genetic Algorithms-2"},{"key":"5","first-page":"341","article-title":"GAP:Genetic VLSI processor for genetic algorithms","author":"yoshida","year":"1997","journal-title":"Proc Second Int'l ICSC Symo"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564847"},{"key":"8","first-page":"65","article-title":"An adaptive genetic algorithm for VLSI floorplanning based on sequence-pair","volume":"3","author":"nakaya","year":"2000","journal-title":"Proc ISCAS"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32578\/01522942.pdf?arnumber=1522942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T16:42:28Z","timestamp":1555864948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1522942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1522942","relation":{},"subject":[]}}