{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:01:32Z","timestamp":1722913292868},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1523031","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T11:51:59Z","timestamp":1160567519000},"page":"213-216","source":"Crossref","is-referenced-by-count":0,"title":["Power-balanced asynchronous logic"],"prefix":"10.1109","volume":"2","author":[{"given":"J.","family":"Murphy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Federal Information Processing Standard 197 The Advanced Encryption Standard (AES)","year":"2001","key":"3"},{"key":"2","article-title":"Towards sound approaches to counteract power-analysis attacks","author":"chari","year":"1999","journal-title":"Proc Crytpo"},{"key":"1","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"7","article-title":"Place and route for secure standard cell design","author":"tiri","year":"2004","journal-title":"Proc CARDIS"},{"key":"6","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_21"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000311"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32579\/01523031.pdf?arnumber=1523031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T22:16:03Z","timestamp":1489529763000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1523031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1523031","relation":{},"subject":[]}}