{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:33:08Z","timestamp":1730215988514,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1523113","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T11:51:59Z","timestamp":1160567519000},"page":"273-276","source":"Crossref","is-referenced-by-count":8,"title":["Power and delay optimization for network on chip"],"prefix":"10.1109","volume":"3","author":[{"given":"M.","family":"Nickray","sequence":"first","affiliation":[]},{"given":"M.","family":"Dehyadgari","sequence":"additional","affiliation":[]},{"given":"A.","family":"Afzali-kusha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"2","first-page":"100","article-title":"Power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2002","journal-title":"Proc International Symposium on Microarchitecture"},{"key":"1","article-title":"Power-aware communication optimization for networks-on-chips with voltage scalable links","author":"shin","year":"2004","journal-title":"ISSS'04"},{"key":"7","article-title":"Algorithms and tools for network on chip based system design","author":"lei","year":"2003","journal-title":"Proc 15th Symp Integrated Circuits and Systems Design"},{"key":"6","article-title":"Exploiting the routing flexibility for energy\/performance aware mapping of regular NOC architecture","author":"hue","year":"2003","journal-title":"Proc Design Automation and Test in Europe Conf (DATE)"},{"key":"5","first-page":"775","article-title":"K-ary n-cubes versus Fat-Trees","volume":"39","author":"chuang","year":"0","journal-title":"IEEE Transactions on Computers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"},{"key":"8","first-page":"70","article-title":"Networks on chips: A new SoC paradigm Computer","volume":"35","author":"benini","year":"2002","journal-title":"IEEE"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32580\/01523113.pdf?arnumber=1523113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T13:28:12Z","timestamp":1489498092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1523113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1523113","relation":{},"subject":[]}}