{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:02:38Z","timestamp":1722913358062},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1523138","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T15:51:59Z","timestamp":1160581919000},"page":"373-376","source":"Crossref","is-referenced-by-count":1,"title":["Modelling mismatch effects in CMOS translinear loops and current mode multipliers"],"prefix":"10.1109","volume":"3","author":[{"given":"M.","family":"Gravati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Valle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/BF00166411"},{"key":"2","article-title":"An analog CMOS four quadrant current-mode multiplier for low power artificial neural networks implementation","author":"diotalevi","year":"2001","journal-title":"Proc 15th Eur Conf Circuit Theory Design ECCTD 01"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS002E"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"journal-title":"Design of Analog Integrated Circuits","year":"2001","author":"razavi","key":"6"},{"journal-title":"Mixed Analog-Digital VLSI Devices and Technology","year":"1996","author":"tsividis","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808305"},{"key":"9","article-title":"Statistical analysis of parallel analog structures","author":"graupner","year":"2000","journal-title":"Proc of Workshop on System Design Automation - SDA 2000"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01250737"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32580\/01523138.pdf?arnumber=1523138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:33:59Z","timestamp":1489523639000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1523138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1523138","relation":{},"subject":[]}}