{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,6]],"date-time":"2024-08-06T03:02:49Z","timestamp":1722913369230},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ecctd.2005.1523159","type":"proceedings-article","created":{"date-parts":[[2006,10,11]],"date-time":"2006-10-11T15:51:59Z","timestamp":1160581919000},"page":"457-460","source":"Crossref","is-referenced-by-count":1,"title":["Power reduction of ASIPs by distributing the workload on several ASIP-instances"],"prefix":"10.1109","volume":"3","author":[{"given":"V.","family":"Kalyanaraman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mueller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Simon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Steinert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Gryska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"An IP Based Design flow with ASIPs for the design and implementation of Digital filters","author":"simon","year":"2003","journal-title":"IP Based SOC Design 2003"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6065-4"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/7384.928306"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010395"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"journal-title":"Multirate Digital Signal Processing","year":"2000","author":"fliege","key":"5"},{"journal-title":"Multirate Systems and Filter Banks","year":"1993","author":"vaidyanathan","key":"4"}],"event":{"name":"2005 European Conference on Circuit Theory and Design, 2005.","location":"Cork, Ireland"},"container-title":["Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10211\/32580\/01523159.pdf?arnumber=1523159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:34:13Z","timestamp":1489523653000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1523159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2005.1523159","relation":{},"subject":[]}}