{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:33:20Z","timestamp":1729668800123,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/ecctd.2007.4529544","type":"proceedings-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:43:50Z","timestamp":1212083030000},"page":"92-95","source":"Crossref","is-referenced-by-count":0,"title":["Relating Cellular Non-linear Networks to Threshold Logic and Single Instruction Multiple Data computing models"],"prefix":"10.1109","author":[{"given":"V.M.","family":"Brea","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Laiho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.A.","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Paasio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Cabello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/CNNA.2005.1543214"},{"key":"17","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1002\/cta.366","article-title":"a binary-bawd on-chip cnn solution for pixel-level snakes","volume":"34","author":"brea","year":"2006","journal-title":"International Journal of Circuit Theory and Applications"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/CNNA.2006.341599"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/MCAS.2005.1438738"},{"key":"16","first-page":"429","volume":"34","author":"flak","year":"2006","journal-title":"Dense CMOS Implementation of a Binary-Programmable Cellular Neural Network International Journal of Circuit Theory and Applications ol"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TNN.2003.816365"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/82.222815"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TCSI.2004.840093"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1002\/cta.4490200503"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/ISCAS.2006.1693411"},{"year":"0","key":"20"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1007\/0-387-27705-6_15"},{"year":"0","key":"23"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1007\/978-1-4615-5267-3"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/JSSC.2003.820876"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/ISCAS.2006.1693410"},{"key":"27","article-title":"a processing element for a digital asynchronous\/synchronous vision chip","author":"lopich","year":"2006","journal-title":"IASTED International Conference on Circuits Signals and Systems"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/TED.2002.807255"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/ISCAS.2003.1205136"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1016\/S0262-8856(02)00153-1"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/CNNA.2006.341643"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1006\/jpdc.1999.1602"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TSMCC.2004.829274"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/82.842110"},{"year":"0","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1002\/cta.367"},{"year":"0","key":"32"},{"year":"0","key":"5"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/4.839913"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TCSI.2004.827621"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1017\/CBO9780511754494"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/2.74"}],"event":{"name":"2007 European Conference on Circuit Theory and Design (ECCTD 2007)","start":{"date-parts":[[2007,8,27]]},"location":"Sevilla, Spain","end":{"date-parts":[[2007,8,30]]}},"container-title":["2007 18th European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4520033\/4529518\/04529544.pdf?arnumber=4529544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T08:37:17Z","timestamp":1497775037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4529544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2007.4529544","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}