{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:33:43Z","timestamp":1730216023747,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/ecctd.2007.4529608","type":"proceedings-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:43:50Z","timestamp":1212083030000},"page":"364-367","source":"Crossref","is-referenced-by-count":5,"title":["A high-speed hardware implementation of the Hermes8-128 stream cipher"],"prefix":"10.1109","author":[{"given":"Paris","family":"Kitsos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kaiser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"review of stream cipher candidates from a low resource hardware perspective","volume":"sasc 2006","author":"good","year":"2006","journal-title":"Stream Ciphers Revisited"},{"article-title":"hermes stream cipher","year":"0","author":"kaiser","key":"2"},{"journal-title":"The eSTREAM Call for Stream Cipher Primitives","year":"0","key":"1"},{"article-title":"on the hardware implementation of the mickey-128 stream cipher","year":"0","author":"kitsos","key":"7"},{"article-title":"a compact implementation of edon80","year":"0","author":"kasper","key":"6"},{"journal-title":"Silicon Solutions - Virtex Series FPGAs","year":"2006","key":"5"},{"key":"4","article-title":"testing framework for estream profile-ii candidates","volume":"sasc 2006","author":"batina","year":"2006","journal-title":"Stream Ciphers Revisited"},{"key":"9","first-page":"427","article-title":"aes fpga from the fastest to the smallest","volume":"3659","author":"good","year":"2005","journal-title":"LNCS"},{"key":"8","first-page":"319","article-title":"very compact fpga implementation of the aes algorithm","volume":"2779","author":"chodowiec","year":"2003","journal-title":"LNCS"}],"event":{"name":"2007 European Conference on Circuit Theory and Design (ECCTD 2007)","start":{"date-parts":[[2007,8,27]]},"location":"Sevilla, Spain","end":{"date-parts":[[2007,8,30]]}},"container-title":["2007 18th European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4520033\/4529518\/04529608.pdf?arnumber=4529608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:28:15Z","timestamp":1489699695000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4529608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2007.4529608","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}