{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:33:58Z","timestamp":1730216038897,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/ecctd.2007.4529688","type":"proceedings-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:43:50Z","timestamp":1212083030000},"page":"683-686","source":"Crossref","is-referenced-by-count":4,"title":["Piecewise linear circuits operating on first-order multi-level and second-order binary sigma-delta modulated signals"],"prefix":"10.1109","author":[{"given":"Keita","family":"Hayashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsubasa","family":"Katao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisato","family":"Fujisaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Kamio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhisa","family":"Haeiwa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"design of multi-bit delta-sigma a\/d converters","author":"greerts","year":"2002","journal-title":"Kluwer Academic Publishers"},{"journal-title":"IEEE Press","article-title":"oversampling delta-sigma data converters","year":"1992","key":"2"},{"key":"1","first-page":"1249","article-title":"piecewise linear operators on sigma-delta modulated signals and their application","volume":"e86 a","author":"fujisaka","year":"2003","journal-title":"IEICE Trans Fundamentals"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6017-0"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/82.803479"},{"key":"5","article-title":"sorterbased sigma-delta domain arithmetic circuits","author":"katao","year":"2007","journal-title":"Proc ECCTD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096814"}],"event":{"name":"2007 European Conference on Circuit Theory and Design (ECCTD 2007)","start":{"date-parts":[[2007,8,27]]},"location":"Sevilla, Spain","end":{"date-parts":[[2007,8,30]]}},"container-title":["2007 18th European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4520033\/4529518\/04529688.pdf?arnumber=4529688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:39:02Z","timestamp":1489685942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4529688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2007.4529688","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}