{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:34:02Z","timestamp":1730216042465,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/ecctd.2007.4529706","type":"proceedings-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:43:50Z","timestamp":1212083030000},"page":"755-758","source":"Crossref","is-referenced-by-count":4,"title":["Improved Analytical I-V model for polygonal-shape enclosed layout transistors"],"prefix":"10.1109","author":[{"given":"P.","family":"Lopez","sequence":"first","affiliation":[{"name":"Department of Electronics and Computer Science, University of Santiago de Compostela, Campus Sur s\/n, 15782, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Cabello","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computer Science, University of Santiago de Compostela, Campus Sur s\/n, 15782, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hauer","sequence":"additional","affiliation":[{"name":"Fraunhofer Institut fuer Integrierte Schaltungen, Am Wolfsmantel 33, 91058 Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839157"},{"key":"2","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1016\/S0168-9002(01)00385-0","article-title":"30 mrad (sio2) radiation tolerant pixel front end for the btev experiment","volume":"a465","author":"mekkaoui","year":"2001","journal-title":"Nucl Instrum Methods"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/16.817582"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/23.775506"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/23.819140"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465430"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.852652"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.801534"},{"key":"9","article-title":"threshold voltage variation due to short-channel effects on doughnut transistors","author":"lo?pez","year":"2006","journal-title":"Proc of the XX Conference on Design of Circuits and Integrated Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1982.20865"}],"event":{"name":"2007 European Conference on Circuit Theory and Design (ECCTD 2007)","start":{"date-parts":[[2007,8,27]]},"location":"Seville, Spain","end":{"date-parts":[[2007,8,30]]}},"container-title":["2007 18th European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4520033\/4529518\/04529706.pdf?arnumber=4529706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T11:26:58Z","timestamp":1623238018000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4529706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2007.4529706","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}