{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:34:49Z","timestamp":1730216089960,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/ecctd.2009.5274973","type":"proceedings-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T15:06:22Z","timestamp":1254841582000},"page":"89-92","source":"Crossref","is-referenced-by-count":6,"title":["Design of new CMOS current mode min and max circuits for FLC chip applications"],"prefix":"10.1109","author":[{"given":"Ghader","family":"Yosefi","sequence":"first","affiliation":[]},{"given":"S.","family":"Mirzakouchaki","sequence":"additional","affiliation":[]},{"given":"Sh.","family":"Neda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2004.11.019"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2005.11.003"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MMICA.1999.833625"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/91.669017"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.fss.2004.09.009"},{"year":"0","key":"1"},{"key":"10","first-page":"649","article-title":"multi-input voltage and current-mode min\/max circuits","author":"baturone","year":"1994","journal-title":"3th International Conference on Fuzzy logic Neural Nets and Soft Computing (IIZUKA94 )"},{"key":"7","first-page":"703","volume":"1","author":"lazzaro","year":"1989","journal-title":"Winner-take-all networks of O(n) complexity' Advances in neural information processing system"},{"key":"6","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/SBCCI.2001.953026","article-title":"on designing mixed-signal programmable fuzzy logic controllers as embedded subsystems in standard cmos technologiessbcci","volume":"2001","author":"dualibe","year":"2001","journal-title":"proceedings - 14th Symposium on Integrated Circuits and System Design Pirenopolis (Brazil) 10-15"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19941342"}],"event":{"name":"2009 European Conference on Circuit Theory and Design (ECCTD 2009)","start":{"date-parts":[[2009,8,23]]},"location":"Antalya, Turkey","end":{"date-parts":[[2009,8,27]]}},"container-title":["2009 European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247537\/5274921\/05274973.pdf?arnumber=5274973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T16:09:17Z","timestamp":1623946157000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5274973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2009.5274973","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}