{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:57:19Z","timestamp":1725548239786},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/ecctd.2009.5274987","type":"proceedings-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T19:06:22Z","timestamp":1254855982000},"page":"73-76","source":"Crossref","is-referenced-by-count":3,"title":["Topology selection of FPGA look-up tables for low-leakage operation"],"prefix":"10.1109","author":[{"given":"Pradeep S.","family":"Nair","sequence":"first","affiliation":[]},{"given":"Santosh","family":"Koppa","sequence":"additional","affiliation":[]},{"given":"Eugene B.","family":"John","sequence":"additional","affiliation":[]},{"given":"Dhireesha","family":"Kudithipudi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882595"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120987"},{"journal-title":"Spring Street New York Springer Science+Business Media","article-title":"leakage in nanometer cmos technologies","year":"2006","key":"1"},{"journal-title":"BSIM4 website","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"journal-title":"Advanced Digital Design with the Verilog HDL","year":"2003","author":"ciletti","key":"4"},{"key":"9","first-page":"585","article-title":"new generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006"},{"journal-title":"Predictive Technology Model (PTM) Website","year":"0","key":"8"}],"event":{"name":"2009 European Conference on Circuit Theory and Design (ECCTD 2009)","start":{"date-parts":[[2009,8,23]]},"location":"Antalya, Turkey","end":{"date-parts":[[2009,8,27]]}},"container-title":["2009 European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247537\/5274921\/05274987.pdf?arnumber=5274987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T20:08:52Z","timestamp":1623960532000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5274987\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2009.5274987","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}