{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:35:04Z","timestamp":1730216104342,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/ecctd.2009.5275001","type":"proceedings-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T15:06:22Z","timestamp":1254841582000},"page":"403-408","source":"Crossref","is-referenced-by-count":13,"title":["Development of side-channel attack standard evaluation environment"],"prefix":"10.1109","author":[{"given":"Toshihiro","family":"Katashita","sequence":"first","affiliation":[]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"529","author":"nikova","year":"2006","journal-title":"Threshold Implementations Against Side-Channel Attacks and Glitches"},{"year":"0","key":"15"},{"key":"16","article-title":"combinational logic design for aes subbyte transformation on masked date","volume":"236","author":"trichina","year":"2003","journal-title":"Cryptology ePrint Archive 2003"},{"key":"13","first-page":"239","article-title":"a compact rijndael hardware architecture with s-box optimization","volume":"2248","author":"satoh","year":"2001","journal-title":"LNCS"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"journal-title":"Computer Structures Laboratory Tohoku University","year":"0","key":"11"},{"key":"12","first-page":"16","article-title":"correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"LNCS"},{"key":"3","article-title":"power analysis attacks","author":"mangard","year":"2007","journal-title":"Springer Science Business Media LLC"},{"key":"2","first-page":"388","article-title":"differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"LNCS"},{"key":"1","first-page":"104","article-title":"timing attacks on implementations of diffe-hellmann, rsa, dss, and other systems","volume":"1109","author":"kocher","year":"1996","journal-title":"LNCS"},{"journal-title":"RCIS AIST","year":"0","key":"10"},{"year":"2006","key":"7","article-title":"information technology - security techniques - security requirements for cryptographic modules, 2006"},{"year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"year":"2005","key":"9","article-title":"information technology - security techniques - encryption algorithms - part 3: block ciphers, 2005"},{"year":"2008","key":"8","article-title":"information technology - security techniques - test requirements for cryptographic modules, 2008"}],"event":{"name":"2009 European Conference on Circuit Theory and Design (ECCTD 2009)","start":{"date-parts":[[2009,8,23]]},"location":"Antalya, Turkey","end":{"date-parts":[[2009,8,27]]}},"container-title":["2009 European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247537\/5274921\/05275001.pdf?arnumber=5275001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T16:08:53Z","timestamp":1623946133000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5275001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2009.5275001","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}