{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:35:06Z","timestamp":1730216106140,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/ecctd.2009.5275004","type":"proceedings-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T19:06:22Z","timestamp":1254855982000},"page":"395-398","source":"Crossref","is-referenced-by-count":13,"title":["Differential power analysis of AES ASIC implementations with various S-box circuits"],"prefix":"10.1109","author":[{"given":"Takeshi","family":"Sugawara","sequence":"first","affiliation":[]},{"given":"Naofumi","family":"Homma","sequence":"additional","affiliation":[]},{"given":"Takafumi","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"187","article-title":"masking at gate level in the presence of glitches","volume":"2659","author":"fischer","year":"2005","journal-title":"LNCS"},{"key":"11","first-page":"16","article-title":"correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"LNCS"},{"key":"12","first-page":"157","article-title":"successfully attacking masked aes hardware implementations","volume":"2659","author":"mangard","year":"2005","journal-title":"LNCS"},{"year":"0","key":"3"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"2"},{"key":"1","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"journal-title":"Computer Structures Laboratory Graduate School of Information Sciences Tohoku University","year":"0","key":"10"},{"year":"2005","key":"7","article-title":"information technology - security techniques - encryption algorithms - part 3: block ciphers, 2005, http:\/\/www.iso.org\/iso\/iso-catalogue\/catalogue-tc\/catalogue-detail.htm?csnumber= 37972"},{"journal-title":"Research Center for Information Security AIST","year":"0","key":"6"},{"journal-title":"Advanced Encryption Standard (AES) FIPS Publication 197","year":"0","key":"5"},{"key":"4","first-page":"76","author":"mangard","year":"2006","journal-title":"Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations"},{"key":"9","first-page":"271","article-title":"an optimized s-box circuit architecture for low power aes design","volume":"2523","author":"morioka","year":"2002","journal-title":"LNCS"},{"key":"8","first-page":"171","article-title":"efficient rijndael encryption implementation with composite field arithmetic","volume":"2162","author":"rudra","year":"2001","journal-title":"LNCS"}],"event":{"name":"2009 European Conference on Circuit Theory and Design (ECCTD 2009)","start":{"date-parts":[[2009,8,23]]},"location":"Antalya, Turkey","end":{"date-parts":[[2009,8,27]]}},"container-title":["2009 European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247537\/5274921\/05275004.pdf?arnumber=5275004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T20:09:25Z","timestamp":1623960565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5275004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2009.5275004","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}