{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:35:23Z","timestamp":1730216123846,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/ecctd.2009.5275075","type":"proceedings-article","created":{"date-parts":[[2009,10,6]],"date-time":"2009-10-06T19:06:22Z","timestamp":1254855982000},"page":"703-706","source":"Crossref","is-referenced-by-count":0,"title":["A new power grid optimization algorithm based on manufacturing cost restriction"],"prefix":"10.1109","author":[{"given":"Takayuki","family":"Hayashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fukui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syuji","family":"Tsukiyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896518"},{"key":"2","first-page":"505","article-title":"a fast decoupling capacitor budgeting algorithm for robust on-chip power delivery, in","author":"fu","year":"2004","journal-title":"Proc IEEE"},{"key":"1","first-page":"114","article-title":"an algorithm for power grid optimization based on dynamic current consumption","volume":"531","author":"ishijima","year":"2006","journal-title":"Proc IASTED CSS"},{"key":"7","article-title":"a power grid optimization algorithm by direct observation of timing error risk reduction","author":"terao","year":"0","journal-title":"in Proc SASIMI 2007"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829809"},{"key":"5","first-page":"157","article-title":"optimization of the power\/ground network wire-sizing and spacing based on sequential network simplex algorithm, in proc","author":"wang","year":"2002","journal-title":"ISQED"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842802"},{"journal-title":"Kawa Design for Manufacturability and Yield for Nano-Scale CMOS","year":"2007","author":"c-c","key":"9"},{"journal-title":"LSI handbook","year":"1984","key":"8"}],"event":{"name":"2009 European Conference on Circuit Theory and Design (ECCTD 2009)","start":{"date-parts":[[2009,8,23]]},"location":"Antalya, Turkey","end":{"date-parts":[[2009,8,27]]}},"container-title":["2009 European Conference on Circuit Theory and Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247537\/5274921\/05275075.pdf?arnumber=5275075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,17]],"date-time":"2021-06-17T20:09:30Z","timestamp":1623960570000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5275075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2009.5275075","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}