{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:35:58Z","timestamp":1730216158652,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/ecctd.2011.6043356","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:55:12Z","timestamp":1318539312000},"page":"341-344","source":"Crossref","is-referenced-by-count":0,"title":["A seamless representation for coupling transistor sizing with nanometric CMOS layout generation"],"prefix":"10.1109","author":[{"given":"Stephanie","family":"Youssef","sequence":"first","affiliation":[]},{"given":"Farakh","family":"Javid","sequence":"additional","affiliation":[]},{"given":"Damien","family":"Dupuis","sequence":"additional","affiliation":[]},{"given":"Ramy","family":"Iskander","sequence":"additional","affiliation":[]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147134"},{"key":"ref11","first-page":"139","article-title":"Correct-by-construction layout-centric retargeting of large analog designs","author":"bhattacharya","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.990442"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777895"},{"key":"ref14","first-page":"1510","article-title":"A Transistor Model for Analog Circuit Design","volume":"33","author":"isabela","year":"1998"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/9780470033715"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547182"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref18","first-page":"521","article-title":"Layout-dependent sti stress analysis and stress-aware rf\/analog circuit design optimization","year":"2009","journal-title":"ICCAD"},{"key":"ref19","first-page":"281","article-title":"Simulation of layout-dependent STI stress and its impact on circuit performance","year":"2009","journal-title":"Int Conf on Simulation of Semiconductor Processes and Devices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.945301"},{"key":"ref5","article-title":"Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing","author":"zhang","year":"2003","journal-title":"IEEE Symposium on VLSI (ISVLSI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883849"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1999.748181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2083810"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2006.1706603"},{"key":"ref20","first-page":"204","article-title":"Advanced analysis and modeling of MOSFET characteristic fluctuation caused by layout variation","year":"2007","journal-title":"VLSI Technology Symposium"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2009.5338891"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"}],"event":{"name":"2011 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2011,8,29]]},"location":"Linkoping, Sweden","end":{"date-parts":[[2011,8,31]]}},"container-title":["2011 20th European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033674\/6043284\/06043356.pdf?arnumber=6043356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:42:04Z","timestamp":1490064124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2011.6043356","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}