{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:53Z","timestamp":1759146773662},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/ecctd.2011.6043357","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T20:55:12Z","timestamp":1318539312000},"page":"345-348","source":"Crossref","is-referenced-by-count":2,"title":["Layout-aware Pareto fronts of electronic circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Toro-Frias","sequence":"first","affiliation":[]},{"given":"R.","family":"Castro-Lopez","sequence":"additional","affiliation":[]},{"given":"E.","family":"Roca","sequence":"additional","affiliation":[]},{"given":"F. V.","family":"Fernandez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2071250"},{"key":"ref11","article-title":"Computation of yieldoptimized Pareto fronts for analog integrated circuit specifications","author":"mueller-gritschneder","year":"2010","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:20091795"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2003.808914"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895756"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.06.001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9148-y"}],"event":{"name":"2011 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2011,8,29]]},"location":"Linkoping, Sweden","end":{"date-parts":[[2011,8,31]]}},"container-title":["2011 20th European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033674\/6043284\/06043357.pdf?arnumber=6043357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:42:05Z","timestamp":1490064125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2011.6043357","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}