{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:45:08Z","timestamp":1729658708053,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/ecctd.2011.6043397","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T16:55:12Z","timestamp":1318524912000},"page":"53-56","source":"Crossref","is-referenced-by-count":1,"title":["Efficient time domain analogue fault simulation targeting nonlinear circuits"],"prefix":"10.1109","author":[{"given":"Jose A. Soares","family":"Augusto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Computer Methods for Circuit Analysis and Design","year":"1994","author":"vlach","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5854-2"},{"journal-title":"Electronic Circuit and System Simulation Methods","year":"1995","author":"pillage","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639612"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188261"},{"article-title":"Sel. Papers on Analog Fault Diagnosis","year":"1987","author":"liu","key":"ref3"},{"key":"ref6","article-title":"On Problems with Hierarchical Analogue Fault Simulation","author":"straube","year":"1997","journal-title":"European Test Workshop (ETW97) Proc"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2001.962506"},{"key":"ref8","article-title":"SpiceCache: an efficient time-domain fault simulator using circuit matrix caching","author":"augusto","year":"2003","journal-title":"IMSTW'03 (Int Mixed Signal Testing Workshop)"},{"key":"ref7","first-page":"269","article-title":"FASTNR: An Efficient Fault Simulator for Linear and Nonlinear Circuits","author":"augusto","year":"1999","journal-title":"VLSI'99 (X IEEE Int Conf on Very Large Scale Integration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1985.13281"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/TCS.1975.1084079","article-title":"The modified nodal approach to network analysis","volume":"22","author":"ho","year":"1975","journal-title":"IEEE Tr on Circuits and Systems"}],"event":{"name":"2011 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2011,8,29]]},"location":"Linkoping, Sweden","end":{"date-parts":[[2011,8,31]]}},"container-title":["2011 20th European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033674\/6043284\/06043397.pdf?arnumber=6043397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:55:34Z","timestamp":1497930934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2011.6043397","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}