{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:36:24Z","timestamp":1729661784896,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/ecctd.2011.6043590","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T16:55:12Z","timestamp":1318524912000},"page":"540-543","source":"Crossref","is-referenced-by-count":0,"title":["On the reliability of ultra low voltage circuits built from minority-3 gates"],"prefix":"10.1109","author":[{"given":"Snorre","family":"Aunet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"486","volume":"lncs 3512","author":"beiu","year":"2005","journal-title":"Ultra Low Power Neural Inspired Addition When Serial Might Outperform Parallel Architectures"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907885"},{"key":"ref31","first-page":"553","article-title":"Ultra Low Power Redundant Logic Based on Majority-3 Gates","author":"aunet","year":"2005","journal-title":"IFIP VLSI-SOC Conference"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235276"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref11","article-title":"A Sub-200 mV 32-bit ALU with 0.45 pJ\/instruction in 90 nm CMOS","author":"lutkemeier","year":"0","journal-title":"Semiconductor Conference Dresden"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2003.1230960"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2009761"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1007\/3-540-36553-2_33","article-title":"Real-Time Reconfigurable Threshold Elements and Some Applications to Neural Hardware","volume":"lncs 2606","author":"aunet","year":"2003","journal-title":"Lectures Notes in Computer Sciences"},{"journal-title":"Nanoelectronics Patent application filed April 30 2006 through Frank B Dehn","year":"0","author":"aunet","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5027-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(95)00171-9"},{"journal-title":"Threshold Logic Using Complementary MOS Device","year":"1974","author":"hampel","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397845"},{"key":"ref28","article-title":"B. Multi-Objective Optimization of Minority-3 Functions for Ultra-Low Voltage Supplies","author":"otnes berge","year":"0","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems"},{"journal-title":"Circuit Multi Projets","year":"0","key":"ref4"},{"key":"ref27","article-title":"Muller C elements based on Minority-3 functions for Ultra-Low Voltage Supplies","author":"otnes berge","year":"0","journal-title":"IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"},{"journal-title":"Low Power Design Methodologies","year":"1995","author":"rabaey","key":"ref3"},{"key":"ref6","article-title":"On Fault Tolerance Techniques towards Nanoscale Circuits and Systems","author":"lehtonen","year":"2005","journal-title":"Turku Center for Computer Science Technical Report No 708"},{"key":"ref29","article-title":"Ultra Low Voltage\/Low Power CMOS Circuits","author":"aunet","year":"2010","journal-title":"Proceedings of the 1st Solid-State Systems Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1969.7331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2024663"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0471653829"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2111460"},{"year":"0","key":"ref1","article-title":"International Technology Roadmap for Semiconductors, 2009 - Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491770"},{"journal-title":"application 20035537","year":"2003","author":"aunet","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/72.80331"},{"key":"ref24","first-page":"465","article-title":"Three sub-fJ Power-Delay-Product Subthreshold CMOS Gates","author":"aunet","year":"2005","journal-title":"IFIP VLSI-SOC Conference"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380919"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73007-1_56"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.912572"}],"event":{"name":"2011 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2011,8,29]]},"location":"Linkoping, Sweden","end":{"date-parts":[[2011,8,31]]}},"container-title":["2011 20th European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033674\/6043284\/06043590.pdf?arnumber=6043590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T03:55:35Z","timestamp":1497930935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2011.6043590","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}