{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:01:58Z","timestamp":1725465718897},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/ecctd.2011.6043836","type":"proceedings-article","created":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T16:55:12Z","timestamp":1318524912000},"page":"809-812","source":"Crossref","is-referenced-by-count":0,"title":["A power grid optimization algorithm considering via reliability"],"prefix":"10.1109","author":[{"given":"Masahiro","family":"Fukui","sequence":"first","affiliation":[]},{"given":"Haruo","family":"Miki","sequence":"additional","affiliation":[]},{"given":"Masaya","family":"Yoshikawa","sequence":"additional","affiliation":[]},{"given":"Shuji","family":"Tsukiyama","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842802"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"638","DOI":"10.1145\/266021.266307","article-title":"Power supply noise analysis methodology for deep-sub-micron LSI chip design","author":"chen","year":"1997","journal-title":"DAC"},{"key":"ref6","article-title":"Thermal and Power Integrity based Power\/Ground Networks Optimization","author":"wang","year":"2004","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3423"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120753"},{"key":"ref7","first-page":"315","article-title":"Electromigration study of power-gated grids","author":"aida","year":"2009","journal-title":"Proc ISLPED"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819429"},{"key":"ref1","first-page":"623","article-title":"Vertical via design techniques for multi-layered P\/G networks","author":"li","year":"2008","journal-title":"Proc ASPDAC"}],"event":{"name":"2011 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2011,8,29]]},"location":"Linkoping, Sweden","end":{"date-parts":[[2011,8,31]]}},"container-title":["2011 20th European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6033674\/6043284\/06043836.pdf?arnumber=6043836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T09:16:38Z","timestamp":1560762998000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6043836\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2011.6043836","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}