{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:50:20Z","timestamp":1725558620250},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/ecctd.2015.7300091","type":"proceedings-article","created":{"date-parts":[[2015,10,20]],"date-time":"2015-10-20T11:49:49Z","timestamp":1445341789000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Novel control methods for phase lock loops"],"prefix":"10.1109","author":[{"given":"Juergen","family":"Roeber","sequence":"first","affiliation":[]},{"given":"Christian","family":"Zwick","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Baenisch","sequence":"additional","affiliation":[]},{"given":"Simon","family":"Dirauf","sequence":"additional","affiliation":[]},{"given":"Guenter","family":"Roppenecker","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Weigel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CMOS PLL Synthesizers Analysis and Design Analysis and Design ser The Springer International Series in Engineering and Computer Science","year":"2006","author":"shu","key":"ref4"},{"journal-title":"Regelungstechnik Einfaihrung in die Methoden und ihre Anwendung","year":"2013","author":"pollinger","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/0470014105"},{"journal-title":"Integrated Circuit Design for Highspeed Frequency Synthesis ser Artech House microwave library","year":"2006","author":"rogers","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEE-IWS.2014.6864267"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"}],"event":{"name":"2015 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2015,8,24]]},"location":"Trondheim, Norway","end":{"date-parts":[[2015,8,26]]}},"container-title":["2015 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7287453\/7299995\/07300091.pdf?arnumber=7300091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T04:39:54Z","timestamp":1490416794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7300091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2015.7300091","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}