{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:23:15Z","timestamp":1761578595734,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/ecctd.2015.7300117","type":"proceedings-article","created":{"date-parts":[[2015,10,20]],"date-time":"2015-10-20T11:49:49Z","timestamp":1445341789000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["A high resolution and low jitter linear delay line for IR-UWB template pulse synchronization"],"prefix":"10.1109","author":[{"given":"Okan Zafer","family":"Batur","sequence":"first","affiliation":[]},{"given":"Naci","family":"Pekcokguler","sequence":"additional","affiliation":[]},{"given":"Gunhan","family":"Dundar","sequence":"additional","affiliation":[]},{"given":"Mutlu","family":"Koca","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/WMED.2009.4816155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISTEL.2010.5734048"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379754"},{"key":"ref6","first-page":"660","article-title":"An all-digital phase-locked loop with 50-cycle lock time suitable for highperformance microprocessors","volume":"78","author":"dunning","year":"1995","journal-title":"IEICE Transactions on Electronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996719"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.2002.1075962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008359721539"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"945","DOI":"10.1109\/82.775392","article-title":"The design of an all-digital phase-locked loop with small dco hardware and fast phase lock","volume":"46","author":"chiang","year":"1999","journal-title":"Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118370"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827800"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"}],"event":{"name":"2015 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2015,8,24]]},"location":"Trondheim, Norway","end":{"date-parts":[[2015,8,26]]}},"container-title":["2015 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7287453\/7299995\/07300117.pdf?arnumber=7300117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,31]],"date-time":"2019-08-31T18:42:24Z","timestamp":1567276944000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7300117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2015.7300117","relation":{},"subject":[],"published":{"date-parts":[[2015,8]]}}}