{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:37:29Z","timestamp":1730216249308,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ecctd.2017.8093280","type":"proceedings-article","created":{"date-parts":[[2017,11,22]],"date-time":"2017-11-22T12:46:56Z","timestamp":1511354816000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Emulating CNN with template learning on FPGA"],"prefix":"10.1109","author":[{"given":"Erdem","family":"Kose","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustak E.","family":"Yalcin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275112"},{"key":"ref11","article-title":"Cnn template learning to obtain desired images using back propagation algorithm","author":"nakagawa","year":"2009","journal-title":"IEEE Workshop on Nonlinear Circuit Networks"},{"journal-title":"The Institute of Electrical and Electronics Engineers Standard","article-title":"Ieee standard for floating-point arithmetic","year":"2008","key":"ref12"},{"key":"ref13","first-page":"203","article-title":"Design and implementation of a random number generator on fpga","volume":"4","author":"bonde","year":"2015","journal-title":"International Journal of Science and Research"},{"key":"ref14","article-title":"Efficient shift registers, lfsr counters, and long pseudorandom sequence generators","author":"alfke","year":"1996","journal-title":"XILINX Tech Rep"},{"journal-title":"Cellular Wave Computing Library Computer and Automation Research Institute-Hungarian Academy of Sciences","article-title":"Cellular Sensory Wave Computers Laboratory","year":"2007","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.813303"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.222815"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331409"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2002.1035049"},{"key":"ref8","article-title":"Archi-tecture of a fully pipelined real-time cellular neural network emulator","author":"yildiz","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems-I Regular Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/31.7601"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/31.7600"},{"key":"ref9","article-title":"A new implementation of fully programmable complete cnn processor core on fpga","author":"meric","year":"2016","journal-title":"12th International Workshop on Cellular Nanoscale Networks and Their Applications"}],"event":{"name":"2017 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2017,9,4]]},"location":"Catania","end":{"date-parts":[[2017,9,6]]}},"container-title":["2017 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8080320\/8093219\/08093280.pdf?arnumber=8093280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T14:24:00Z","timestamp":1513175040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8093280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2017.8093280","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}