{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:37:35Z","timestamp":1730216255795,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ecctd.2017.8093301","type":"proceedings-article","created":{"date-parts":[[2017,11,22]],"date-time":"2017-11-22T12:46:56Z","timestamp":1511354816000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Preventing and masking Trojan circuits triggering out of working area"],"prefix":"10.1109","author":[{"given":"A.","family":"Matrosova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Mitrofanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ostanin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Kirienko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11182-016-0903-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2014.7320562"},{"key":"ref6","volume":"3 0","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide"},{"key":"ref5","first-page":"1","article-title":"ROBDDs application for finding the shortest transfer sequence of sequential circuit or only revealing existence of this sequence without deriving the sequence itself","author":"matrosova","year":"2016","journal-title":"2016 IEEE East-West Design & Test Symposium (EWDTS)"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2654268"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"}],"event":{"name":"2017 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2017,9,4]]},"location":"Catania","end":{"date-parts":[[2017,9,6]]}},"container-title":["2017 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8080320\/8093219\/08093301.pdf?arnumber=8093301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T16:36:40Z","timestamp":1513615000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8093301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ecctd.2017.8093301","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}