{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:07:28Z","timestamp":1725707248002},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/ecctd49232.2020.9218368","type":"proceedings-article","created":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T19:54:22Z","timestamp":1602273262000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Input design for controlling dynamics in a second-order memristive circuit"],"prefix":"10.1109","author":[{"given":"Mauro","family":"Di Marco","sequence":"first","affiliation":[]},{"given":"Mauro","family":"Forti","sequence":"additional","affiliation":[]},{"given":"Giacomo","family":"Innocenti","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Tesi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JPROC.2012.2190812"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-1-4614-9068-5"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1007\/978-3-319-02630-5"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TNNLS.2015.2391182"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.13164\/re.2015.0319"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1002\/admi.201900471"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCSI.2019.2940909"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCSI.2019.2957813"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1038\/s42256-018-0001-4"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCSI.2016.2642112"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/s11071-017-3952-9"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2017.2740999"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.23919\/ECC.2019.8795813"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1006\/jdeq.2000.3779"}],"event":{"name":"2020 European Conference on Circuit Theory and Design (ECCTD)","start":{"date-parts":[[2020,9,7]]},"location":"Sofia, Bulgaria","end":{"date-parts":[[2020,9,10]]}},"container-title":["2020 European Conference on Circuit Theory and Design (ECCTD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9212313\/9218271\/09218368.pdf?arnumber=9218368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:55:56Z","timestamp":1706057756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9218368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ecctd49232.2020.9218368","relation":{},"subject":[],"published":{"date-parts":[[2020,9]]}}}