{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:59:49Z","timestamp":1730217589351,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/eh.2002.1029893","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"266-273","source":"Crossref","is-referenced-by-count":8,"title":["Towards an artificial neural network framework"],"prefix":"10.1109","author":[{"given":"F.","family":"Schurmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hohmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Schemmel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Meier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Virtex-II 1 5 v Field Programmable Gate Arrays","article-title":"Xilinx, Inc","year":"2001","key":"ref4"},{"year":"2001","author":"agah","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.703948"},{"key":"ref6","first-page":"50","article-title":"A VLSI implementation of an analog neural network suited for genetic algorithms","author":"schemmel","year":"2001","journal-title":"Proceedings ICES 2001"},{"key":"ref5","article-title":"Ein FPGA-basiertes Testsystem f&#x00FC;r gemischt analog\/digitale ASICs","volume":"1 11","author":"becker","year":"2001"},{"key":"ref8","article-title":"Exploring the parameter space of a genetic algorithm for training an analog neural network","author":"hohmann","year":"2002","journal-title":"Accepted for presentation at GECCO 2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2002.1007574"},{"key":"ref2","first-page":"45","article-title":"Perspectives on dedicated hardware implementations","author":"anguita","year":"2001","journal-title":"Proceedings ESANN 2001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2000.860776"},{"key":"ref1","first-page":"1194","article-title":"Survey of neural network hardware","volume":"2492","author":"lindsey","year":"1995","journal-title":"SPIE 1995"}],"event":{"name":"2002 NASA\/DoD Conference on Evolvable Hardware","acronym":"EH-02","location":"Alexandria, VA, USA"},"container-title":["Proceedings 2002 NASA\/DoD Conference on Evolvable Hardware"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8000\/22122\/01029893.pdf?arnumber=1029893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T21:07:00Z","timestamp":1489180020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029893\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/eh.2002.1029893","relation":{},"subject":[]}}