{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:49:09Z","timestamp":1725652149056},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/eh.2004.1310830","type":"proceedings-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T19:14:14Z","timestamp":1100286854000},"page":"191-198","source":"Crossref","is-referenced-by-count":4,"title":["Multi-objective optimization of a parameterized VLIW architecture"],"prefix":"10.1109","author":[{"given":"G.","family":"Ascia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Catania","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Patti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","article-title":"CACTI 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"1999","journal-title":"Technical Report"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/774789.774804","article-title":"Multi-objective design space exploration using genetic algorithms","author":"palesi","year":"2002","journal-title":"Proc Tenth Int Symp Hardware\/Software Codesign"},{"journal-title":"Epic-Explorer","year":"2003","author":"patti","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913297"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106738"},{"journal-title":"Design Space Exploration of Stream-based Dataflow Architectures","year":"1999","author":"kienhuis","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.826389"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35597-9_14"},{"journal-title":"An Infrastructure for Research in Instruction-Level Parallelism","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106752"},{"key":"7","first-page":"2008","article-title":"A comparison of two architectural power models","author":"ghiasi","year":"2001","journal-title":"Lecture Notes in Computer Science"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1019791213967"},{"key":"5","first-page":"90","article-title":"Architectural level power\/performance optimization and dynamic power estimation","author":"cai","year":"1999","journal-title":"Cool Chips Tutorial colocated with MICRO32"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/605459.605461"},{"key":"9","first-page":"143","article-title":"Analytical energy dissipation models for low power caches","author":"kamble","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.807764"}],"event":{"name":"Proceedings. 2004 NASA\/DoD Conference on Evolvable Hardware, 2004.","location":"Seattle, WA, USA"},"container-title":["Proceedings. 2004 NASA\/DoD Conference on Evolvable Hardware, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9169\/29102\/01310830.pdf?arnumber=1310830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,30]],"date-time":"2023-04-30T01:48:10Z","timestamp":1682819290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1310830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/eh.2004.1310830","relation":{},"subject":[]}}