{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:44:12Z","timestamp":1725396252157},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,5]]},"DOI":"10.1109\/eit.2008.4554308","type":"proceedings-article","created":{"date-parts":[[2008,7,3]],"date-time":"2008-07-03T10:35:23Z","timestamp":1215081323000},"page":"254-257","source":"Crossref","is-referenced-by-count":0,"title":["Impact of NoFPGA IP router architecture on link bandwidth"],"prefix":"10.1109","author":[{"given":"N.","family":"Alaraje","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Hembroff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137647"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.663540"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156223"},{"key":"6","first-page":"183","article-title":"core communication interface for fpgas","author":"carlos","year":"2002","journal-title":"15th Integrated Circuits and Systems Design Symp"},{"key":"5","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/500001.500009","article-title":"powering networks on chips","author":"benini","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"year":"2002","key":"8","article-title":"two flows for partial reconfiguartion: module based or small bit manipulations"},{"journal-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs Complete Data Sheet","year":"0","key":"11"},{"journal-title":"ORCA ORT8850 Field-Programmable System Chip (FPSC)","year":"0","key":"12"}],"event":{"name":"2008 IEEE International Conference on Electro\/Information Technology (EIT 2008)","start":{"date-parts":[[2008,5,18]]},"location":"Ames, IA, USA","end":{"date-parts":[[2008,5,20]]}},"container-title":["2008 IEEE International Conference on Electro\/Information Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4547422\/4554253\/04554308.pdf?arnumber=4554308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T05:38:06Z","timestamp":1497764286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4554308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/eit.2008.4554308","relation":{},"subject":[],"published":{"date-parts":[[2008,5]]}}}