{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:12:47Z","timestamp":1730218367669,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/eit.2015.7293388","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:16Z","timestamp":1444327096000},"page":"494-498","source":"Crossref","is-referenced-by-count":2,"title":["Standard cell library characterization for FinFET transistors using BSIM-CMG models"],"prefix":"10.1109","author":[{"given":"Yu","family":"Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecilia Garcia","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erdal","family":"Oruklu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260816"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"journal-title":"Liberty Library Modeling","article-title":"Synopsys, Inc","year":"0","key":"ref12"},{"key":"ref13","article-title":"Liberty User Guides and Reference Manual Suite","volume":"2014","year":"2014","journal-title":"Synopsys Inc"},{"key":"ref14","article-title":"SiliconSmart ACE User Guide","volume":"2014","year":"2014","journal-title":"Synopsys Inc"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref16","first-page":"917","article-title":"Performance evaluation of FinFET pass-transistor full adders with BSIM-CMG model","author":"martin","year":"2014","journal-title":"IEEE International Midwest Symposium on Circuits and Systems"},{"journal-title":"ISCAS High-Level Models","article-title":"University of Michigan","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"journal-title":"Samsung and GLOBALFOUNDRIES Forge Strategic Collaboration to Deliver Multi-Sourced Offering of 14nm FinFET Semiconductor Technology","article-title":"Global Foundries","year":"0","key":"ref6"},{"journal-title":"Intel® 14 nm Technology","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633821"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.101"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"0","author":"weste","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228414"}],"event":{"name":"2015 IEEE International Conference on Electro\/Information Technology (EIT)","start":{"date-parts":[[2015,5,21]]},"location":"Dekalb, IL, USA","end":{"date-parts":[[2015,5,23]]}},"container-title":["2015 IEEE International Conference on Electro\/Information Technology (EIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274378\/7293314\/07293388.pdf?arnumber=7293388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:21:22Z","timestamp":1490379682000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7293388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/eit.2015.7293388","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}