{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:11:46Z","timestamp":1729649506568,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/eit.2015.7293410","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T17:58:16Z","timestamp":1444327096000},"page":"641-646","source":"Crossref","is-referenced-by-count":4,"title":["Optimizing carry-lookahead logic through a comparison of PMOS and NMOS block inversions"],"prefix":"10.1109","author":[{"given":"Mat","family":"Binggeli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spencer","family":"Denton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naga Spandana","family":"Muppaneni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Spice and Verilog Code","author":"harris","year":"2010","journal-title":"CMOS VLSI Design 4th Ed"},{"journal-title":"CMOS VLSI Design A Circuits and Systemsperspective","year":"2011","author":"weste","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.539001"},{"journal-title":"Digital Design Principles and Practices","year":"2006","author":"wakerly","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/BF00927839","article-title":"Carry-Save Architectures for High-Speed Digital Signal Processing","volume":"3","author":"tobias","year":"1991","journal-title":"J Signal Process Syst Signal Image Video Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219896"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"journal-title":"Digital Design with RTL Design Verilog and VHDL","year":"2011","author":"vahid","key":"ref1"}],"event":{"name":"2015 IEEE International Conference on Electro\/Information Technology (EIT)","start":{"date-parts":[[2015,5,21]]},"location":"Dekalb, IL, USA","end":{"date-parts":[[2015,5,23]]}},"container-title":["2015 IEEE International Conference on Electro\/Information Technology (EIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274378\/7293314\/07293410.pdf?arnumber=7293410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T17:00:22Z","timestamp":1498237222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7293410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/eit.2015.7293410","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}