{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:27:19Z","timestamp":1729610839951,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/eit.2016.7535304","type":"proceedings-article","created":{"date-parts":[[2016,8,15]],"date-time":"2016-08-15T22:39:48Z","timestamp":1471300788000},"page":"0580-0585","source":"Crossref","is-referenced-by-count":0,"title":["Dummy TSV based bit-line optimization in 3D on-chip memory"],"prefix":"10.1109","author":[{"family":"Xiaowei Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seyed Alireza","family":"Pourbakhsh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ligang Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Na Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jinhui Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref33","article-title":"Interconnect Scaling Trends"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICECE.2006.355679"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.73"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref10","first-page":"553","article-title":"Design For High Performance","author":"lim","year":"2012","journal-title":"Low Power And Reliable 3D Integrated Círcuits Springer"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751446"},{"key":"ref12","first-page":"180","article-title":"Three-Dimensional Integrated Circuit Design","author":"pavlidis","year":"2008","journal-title":"Morgan Kaufmann"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-07611-9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"key":"ref15","first-page":"193","article-title":"Three-Dimensional Integrated Circuit Design","author":"pavlidis","year":"2008","journal-title":"Morgan Kaufmann"},{"key":"ref16","first-page":"50","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref17","first-page":"120","article-title":"Three-Dimensional Integrated Circuit Design","author":"pavlidis","year":"2008","journal-title":"Morgan Kaufmann"},{"key":"ref18","first-page":"519","article-title":"Three-dimensional cache design using 3DCacti","author":"tsai","year":"2005","journal-title":"International Conference on Computer Design VLSI in Computers and Processors"},{"key":"ref19","first-page":"117","article-title":"Solid and Structural Analysis with the Finite Element Method","author":"qian","year":"2012","journal-title":"Nanjing Press of Southeast University"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAC.2010.5702291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2289964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187499"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"ref8","first-page":"1","article-title":"The Microarchitecture Of The Pentium 4 Processor","volume":"5","author":"sager","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6854556"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AMS.2011.58"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2013.167"},{"key":"ref20","first-page":"339","author":"tan","year":"2016","journal-title":"3D Integration for VLSI Systems"},{"article-title":"Dummy TSV to Improve Process Uniformity and Heat Dissipation","year":"2011","author":"park","key":"ref22"},{"key":"ref21","first-page":"337","author":"tan","year":"2016","journal-title":"3D Integration for VLSI Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164294"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2270285"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2298280"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2304893"}],"event":{"name":"2016 IEEE International Conference on Electro Information Technology (EIT)","start":{"date-parts":[[2016,5,19]]},"location":"Grand Forks, ND, USA","end":{"date-parts":[[2016,5,21]]}},"container-title":["2016 IEEE International Conference on Electro Information Technology (EIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7527136\/7535221\/07535304.pdf?arnumber=7535304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T23:05:14Z","timestamp":1475190314000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7535304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/eit.2016.7535304","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}