{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:05:25Z","timestamp":1725591925727},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/embc.2019.8857495","type":"proceedings-article","created":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T20:51:21Z","timestamp":1570481481000},"page":"2895-2899","source":"Crossref","is-referenced-by-count":0,"title":["A Faster DiSH: Hardware Implementation of a Discrete Cell Signaling Simulator"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Gilboy","sequence":"first","affiliation":[]},{"given":"Khaled","family":"Sayed","sequence":"additional","affiliation":[]},{"given":"Niteesh","family":"Sundaram","sequence":"additional","affiliation":[]},{"given":"Kara N.","family":"Bocan","sequence":"additional","affiliation":[]},{"given":"Natasa","family":"Miskov-Zivanov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2147805.2147893"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2011.6089916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/eji.200737593"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1186\/1751-0473-3-16"},{"key":"ref11","article-title":"Logic Design and Verification using SystemVerilog (Revised)","author":"thomas","year":"2016","journal-title":"CreateSpace Independent Publishing Platform"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/scisignal.2004217"},{"article-title":"ModelSim® Reference Manual Software Version 10.1c","year":"2012","author":"graphics","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CIBEC.2016.7836133"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2017.8247841"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380656"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fimmu.2012.00268"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nbt991"}],"event":{"name":"2019 41st Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)","start":{"date-parts":[[2019,7,23]]},"location":"Berlin, Germany","end":{"date-parts":[[2019,7,27]]}},"container-title":["2019 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8844528\/8856280\/08857495.pdf?arnumber=8857495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:14:10Z","timestamp":1657840450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8857495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/embc.2019.8857495","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}