{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:45:17Z","timestamp":1753886717781,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/emccompo.2013.6735189","type":"proceedings-article","created":{"date-parts":[[2014,2,13]],"date-time":"2014-02-13T16:07:17Z","timestamp":1392307637000},"page":"142-146","source":"Crossref","is-referenced-by-count":9,"title":["Evaluation of PDN impedance and power supply noise for different on-chip decoupling structures"],"prefix":"10.1109","author":[{"given":"Haruya","family":"Fujita","sequence":"first","affiliation":[]},{"given":"Hiroki","family":"Takatani","sequence":"additional","affiliation":[]},{"given":"Yosuke","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Shohei","family":"Kawaguchi","sequence":"additional","affiliation":[]},{"given":"Masaomi","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Toshio","family":"Sudo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","volume":"1","author":"swaminathan","year":"2007","journal-title":"Power Integrity Modeling and Design for Semiconductors and Systems"},{"key":"2","first-page":"556","article-title":"The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology","author":"na","year":"2004","journal-title":"Proc ECTC"},{"journal-title":"Signal and Power Integrity","year":"2009","author":"bogatin","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2010.5682992"},{"key":"6","article-title":"Semiconductor modeling for simulatingsignal, power, and electromagnetic lntegrity","author":"leventhal","year":"2006","journal-title":"Springer Science"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2009.5403989"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387134"},{"journal-title":"Evaluation of Power Supply Noise Reduction by Implementing On-Chip Capacitance","year":"2010","author":"fujii","key":"8"}],"event":{"name":"2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","start":{"date-parts":[[2013,12,15]]},"location":"Nara, Japan","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 9th International Workshop on Electromagnetic Compatibility of Integrated Circuits (EMC Compo)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6729470\/6735156\/06735189.pdf?arnumber=6735189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:17:44Z","timestamp":1490289464000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6735189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/emccompo.2013.6735189","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}