{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,28]],"date-time":"2024-11-28T05:28:06Z","timestamp":1732771686203,"version":"3.29.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,7]],"date-time":"2024-10-07T00:00:00Z","timestamp":1728259200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,7]],"date-time":"2024-10-07T00:00:00Z","timestamp":1728259200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,7]]},"DOI":"10.1109\/emccompo61192.2024.10742058","type":"proceedings-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:38:15Z","timestamp":1730918295000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Controlling Faulty Byte Outputs with IEMI against Cryptographic ICs"],"prefix":"10.1109","author":[{"given":"Hikaru","family":"Nishiyama","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Science and Technology,Nara,Japan"}]},{"given":"Daisuke","family":"Fujimoto","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Science and Technology,Nara,Japan"}]},{"given":"Yuichi","family":"Hayashi","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology,Graduate School of Science and Technology,Nara,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3530054"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2012.2206393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3605769.3623991"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2023.3264586"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/2870475"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/app13148282"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.18"},{"key":"ref9","article-title":"Side-channel Attack Standard Evaluation Board (SASEBO)"}],"event":{"name":"2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","start":{"date-parts":[[2024,10,7]]},"location":"Torino, Italy","end":{"date-parts":[[2024,10,9]]}},"container-title":["2024 14th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10741960\/10742012\/10742058.pdf?arnumber=10742058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T13:13:41Z","timestamp":1732713221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10742058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/emccompo61192.2024.10742058","relation":{},"subject":[],"published":{"date-parts":[[2024,10,7]]}}}