{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:50:00Z","timestamp":1729608600645,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/emeit.2011.6023433","type":"proceedings-article","created":{"date-parts":[[2011,10,12]],"date-time":"2011-10-12T20:24:52Z","timestamp":1318451092000},"page":"1715-1717","source":"Crossref","is-referenced-by-count":1,"title":["An FPGA-based distributed IP watermarking method"],"prefix":"10.1109","author":[{"given":"Jing","family":"Long","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianbo","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"168","article-title":"Robust verification of public marks in FPGA design through a zero-knowledge protocol","volume":"1","author":"saha","year":"2009","journal-title":"International Journal of Recent Trends in Engineering"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1395-x"},{"key":"10","first-page":"67","article-title":"IP watermark of physical design level based on chaotic mapping","volume":"47","author":"liang","year":"2010","journal-title":"Journal of Sichuan University (Natural Science Edition) Supplement"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/764808.764847"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144264"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.911623"},{"key":"9","doi-asserted-by":"crossref","first-page":"870","DOI":"10.3923\/itj.2011.870.876","article-title":"The design and FPGA implementation of FSM-based IP watermark algorithm at behavioral level","volume":"10","author":"liang","year":"2011","journal-title":"Information Technology Journal"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762385"},{"year":"0","key":"11"}],"event":{"name":"Mechanical Engineering and Information Technology (EMEIT)","start":{"date-parts":[[2011,8,12]]},"location":"Harbin, Heilongjiang, China","end":{"date-parts":[[2011,8,14]]}},"container-title":["Proceedings of 2011 International Conference on Electronic & Mechanical Engineering and Information Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5996364\/6023000\/06023433.pdf?arnumber=6023433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T07:50:45Z","timestamp":1497945045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6023433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/emeit.2011.6023433","relation":{},"subject":[],"published":{"date-parts":[[2011,8]]}}}